The leading SOC and ASIC design services company
News And Events
Select Language

Synapse  Design is leading the industry in providing breakthrough technology to semiconductor market, and we are constantly growing our internal team and our capabilities, and expanding into new regions. We participate in the major industry events around the globe.

  • Press Releases
  • News & Articles
  • Events

Dec 05, 2017
Synapse Design Strategic Growth Activity Continues with Acquisition of ACEIC

 Synapse Design Inc., the leading design services partner serving Tier 1 system and semiconductor companies, today announced that they have purchased all assets including the engineering team and verification IP of ACEIC Design Technologies. Based in Bangalore, India, ACEIC has been primarily focused on verification services.

Read more: http://www.digitaljournal.com/pr/3585761#ixzz515k6AUrj

Nov 20, 2017
Synapse Design buys Tech Vulcan

 https://www.electronicsweekly.com/news/business/synapse-design-buys-tech-vulcan-2017-11/ Synapse Design has bought IC design house Tech Vulcan of San Diego which gives Syynapse 45 engineers and a second design center in California.

Jul 11, 2017
Synapse expands Asia footprint with Vietnam centre

 https://www.eetasia.com/news/article/synapse-expands-asia-footprint-with-vietnam-centre Two years after starting its Vietnam operations in Ho Chi Minh City, Silicon Valley-based Synapse Design has inaugurated its second engineering design centre in the city of Da Nang.

Apr 19, 2017
Synapse Design Acquires Asilicon to Address Customer Demand and Provide Increased Access to Off-Shore Design Centers

http://www.eetindia.co.in/news/article/synapse-design-acquires-ranchis-asilicon Design Services Firm Synapse Expands in India Synapse Design buys Asilicon "We are excited about the tremendous customer-driven growth we are experiencing all over the world," said Satish Bagalkotkar, President and CEO, Synapse Design CEO. "The focus of the Ranchi office will be to provide lower-cost offshore design center services for our customer`s designs targeting 7- and 10-nm process technology." "The acquisition of Asilicon is only the first step in 2017 leading an aggressive growth plan for 2017-2018," said Devesh Gautam, COO, Synapse Design and MD, Synapse Techno Design, a wholly owned subsidiary of Synapse Design. "We will soon be sharing information about our strategy for growth in other areas to support our customers and provide them with access to the world`s best engineers."

Mar 15, 2016
Synapse Design Opens Office in Vietnam

   Synapse Design Opens Office in Vietnam

SAN JOSE, Calif. – March 15, 2016 – Synapse Design, the leading design services partner serving tier one system and semiconductor companies, today announced that it is opening its new flagship office in Ho Chi Minh City, Vietnam. The Synapse Design Vietnam offices will provide engineering services to its existing tier one customers.

 

“As a rapidly developing country with a very favorable economic environment and excellent engineering talent, Vietnam is critical to our emerging markets strategy,” said Satish Bagalkotkar, CEO of Synapse Design. “We have offices in all major regions throughout the world and are honored to now offer our customers another base of high-tech excellence.”

 

We’ve already hired 25 employees for the Vietnam office and are quickly filling several more engineering positions,” said Devesh Gautam, COO and Co-founder. “We are fulfilling several contracts for complex ASIC designs from large, globally-based customers.”

 

“The new Synapse Design facility is centrally located in between District 8 and District 1, in the center of Ho Chi Minh City,” said Dung Do, Director of Engineering for Synapse Design. “The Vietnam office will focus on SOC development (from RTL to GDSII), from 28nm up to 10nm process.”  

 

Corporate

Aug 11, 2016
Designing SoC Power Networks

 Designing SoC Power Networks\ “The current drawn by a 3D stacked device is expected to be much higher than that of a 2D SoC chip,” says Hem Hingarh, vice president of engineering for Synapse Design. Hingarh is concerned about the number of bumps allocated just for the PDN. “This has a large impact on package costs and in some cases may be equal to, or larger than, SoC die cost.”

Jul 14, 2016
SoC Power Grid Challenges

 http://semiengineering.com/soc-power-grids-challenges/ Design is about achieving the desired goals at the lowest possible cost. “The PDN must provide a low impedance return path for signal currents and maintain proper functionality,” says Hem Hingarh, vice president of engineering for Synapse Design. The problem is then switching noise. “To reduce switching noise, decoupling caps are usually added with placement distributed at various locations on the die. So in design you have to select the number of de-caps, their value to keep good performance for the power network, and where they should be placed?”

Sep 17, 2015
China Warms Up, Slowly, to FD-SOI

 https://www.eetimes.com/document.asp?doc_id=1327723&page_number=4 Synapse Design has been ubiquitous both in the CMOS and FD-SOI world, offering design services to a number of leading chip vendors. Bagalkotkar acknowledged that Synapse Design worked with ST in designing the first FD-SOI based apps processor for ST-Ericsson. His company is also tapped today by Globalfoundries to explore Globalfoundries’ next-node FD-SOI toolset.

Sep 14, 2015
Design is about achieving the desired goals at the lowest possible cost. “The PDN must provide a low impedance return path for signal currents and maintain proper functionality,” says Hem Hingarh, vice president of engineering for Synapse Design. The problem is then switching noise. “To reduce switching noise, decoupling caps are usually added with placement distributed at various locations on the die. So in design you have to select the number of de-caps, their value to keep good performance for the power network, and where they should be placed?”

 Design Options for Next Billion IoT Devices Meet Satish Bagalkotkar, CEO, Synapse Design. He came to Shanghai last week attending the same conference where Jha was a keynote speaker. Bagalkotkar came to speak of his own IoT chipset design. He defines IoT devices as “almost free,” with a multi-year battery life and a very small foot print while featuring “world-wide connectivity.” 
Technology

Dec 04, 2014
Problems Lurk in SOC Boundaries

Dec 4, 2014 –Interfaces have always been a trouble spot, but recent changes in the design flow are making them even more problematic. Hem Hingarh helps provide insight to this industry challenge.  
 
 

Nov 06, 2014
Are More Processor Cores Better? Hem Hingarh joins the discussion ...

Nov 6, 2014 – Hem Hingarh discusses multicore architectures.  
 
 

Oct 23, 2014
Hem Hingarh joins other industry leaders to discuss the cost and challenges of BIST.

Oct 23, 2014 – Hem Hingarh joins other industry leaders to discuss the cost and challenges of BIST.  
 
 

Oct 14, 2014
Kevin Parish from Tom`s IT Pro interviewed Satish Bagalkotkar

Oct 14, 2014 –Kevin Parish from Tom`s IT Pro interviewed Satish Bagalkotkar on the Synapse Design cloud platform.  
 
 

Nov 07, 2014
Storage Visions 2015

Join Synapse Design at Storage Visions, January 4 & 5, 2015 at The Riviera, Las Vegas, NV.  Storage Visions is the premier Conference for participants in the Data Storage Industry. Mike McKean, Senior Director, will be moderating the "Evolve or Die" Technical panel. This panel will discuss technical developments driving new storage system options defining the future of the Data Storage Industry. Mike will be on hand to answer questions about the services and support Synapse Design provides to this dynamic industry.  

Jul 23, 2014
CDNLive India 2014

Synapse Design attends CDNLive India 2014: will present a paper titled “Using Generic Top-Level UVC At Block-Level”
 
Bangalore, India – July 23, 2014 – Synapse Design India, the leading SOC and ASIC design partner serving tier one system and semiconductor companies, today announced the Company will participate in CDNLive India 2014, which is sponsored by Cadence Design Systems. Muralikrishna Pattaje, a senior Design Verification engineer at Synapse Design India, will present a paper describing a novel approach to using a top level UVC at the block level, without having to change the top level UVC. 
 
What:      Participation in CDNLive India 2014
 
Where:    Park Plaza Hotel, Sarjapur – Marathahalli Outer Ring Road, Bangalore
 
When:     Aug 12-13, 2014
 

May 28, 2014
DAC 2014

Synapse Design attends DAC: discussing proven, breakthrough solutions to complex SOC and ASIC design challenges
 
San Jose, Calif. – May 28, 2014 – Synapse Design, the leading SOC and ASIC design partner serving tier one system and semiconductor companies, today announced the Company will participate in the Design Automation Conference (DAC). Visitors can meet Synapse Design company representatives in booth 1333 to discuss advanced processes and tools taking complex digital, analog and mixed-signal designs from RTL to tape out. 
 
What:      Participation in DAC 2014
 
Where:    The Moscone Center, San Francisco, Booth 1333
When:     June 2-4, 2014
 

Mar 03, 2014
DVCon 2014

Join Synapse Design at DVCon 2014  on March 3-6 at Doubletree, San Jose.  Visit our booth to learn more about our expertise and service offerings in the areas of design and verification.

This year, Stan Krolikoski, 2014 General Chair  shares his thoughts on the conference and exhibition. 
 
“DVCon continues to be the premier conference for design and verification engineers of all experience levels.   Compared to larger more general conferences, DVCon affords attendees a concentrated menu of technical sessions—tutorials, papers, poster sessions and panels—focused on design and verification hot topics.  Further, besides participation in high quality technical sessions, DVCon attendees have the opportunity to take part in the many informal but often intense technical discussions that pop up around the conference venue. Finally, DVCon attendees continue to have access to the advanced vendors of design and verification tools, IP/ VIP and service that exhibit at the conference.

For DVCon 2014, we have sought to explicitly expand the conference’s focus from simply being on “Design and Verification” to a more specific focus on hot topic areas that are critical to our conference’s attendees, viz.
  • System Level Design
  • Verification & Validation
  • IP Reuse and Design Automation
  • Mixed-Signal Design and Verification
  • Lower Power Design and Verification

“For vendors of design and verification tools, IP/VIP and services, the choice to exhibit at DVCon 2014 is an easy one.  Put simply, DVCon attendees are among the best and brightest in the design and verification world.  They understand that the products that are exhibited at this conference can potentially help them do their jobs better, and so they are ready to get in depth demos of those products.  This is in contrast with larger conferences, where products that address design and verification issues can get lost among presentations of entire design flows among a general atmosphere of glitz and glamour.  By contrast, the DVCon exhibit is kept deliberately “cozy” to facilitate one-on-one discussions between vendors and the expert users that attend the conference.  Thus, exhibiting at DVCon is an excellent way to make an extended contact with expert design and verification engineers-- the very engineers that often help direct purchasing decisions in their organizations.”

For more information on DVConn 2014, please visit http://dvcon.org
   

Nov 26, 2013
Storage Visions 2014

Join Synapse Design at Storage Visions, January 5 & 6, 2014 at The Riviera, Las Vegas, NV. Storage Visions is the premier Conference for participants in the Data Storage Industry. In addition to a booth presence with multiple technical demos, Synapse will be represented on one of the Technical panels discussing current trends in the Hard Disk Drive Industry. Representatives from Synapse will be on hand to discuss the variety of engineering support service we can provide relevant to this industry.

Oct 20, 2013
Visit Synapse at Gitex

Synapse has become the primary engineering partner for over two dozen tier 1 [$1B+] systems & semi houses, with domain experts in device hardware development (analog & digital), systems software and middleware ecosystem development. 

Visit Synapse at Gitex (Stand # SR-E10 in Shk Rashid Hall) to learn more about our 2014 worldwide expansion in support of  Mobile, Networking, Communication, Storage & Multi-media sectors.