The leading SOC and ASIC design services company
Current Openings

Browse through the current openings at Synapse Design and apply. Post your resumes in easy steps to join the Synapse Design team and be agent of innovation.

Select Country

Senior Analog Design Engineer

Post date :11/08/2013
Skill Set:
MS or PhD in Electrical Engineering
5+ years of experience designing full-custom Analog ICs in BiCMOS, bipolar and CMOS technologies
Significant experience with Cadence and other analog IC design and verifiation tools
Strength in device physics and lab skills are also essential
Experience :
Job Description :
Develop complex analog circuits and full chip designs
Perform circuit design, verification and modelling
Collaborate with Digital, RF and Mixed-Signal design teams in a fast-paced environment.

RTL Design Engineer

Post date :07/12/2017
Skill Set:
Job entails working with and requires Bachelor’s degree in Electronic Engineering, Electrical Engineering, or equivalent with 5 years of experience including: Verilog, VDHL, PCI, AXI protocol, Design Compiler, Cadence NC-sim, Prime Time, Linux, UNIX. Relocation and travel to unanticipated locations within USA possible. Employer will accept any suitable combination of education, training or experience. This should be read to mean that the employer requires: Bachelor’s degree in Electronic Engineering, Electrical Engineering, or equivalent with 5 years of experience in the job offered, Design Engineer, Sr. Design Engineer, or Equivalent. To apply please mention Job Code RTL 01 and mail resumes to: Attn. HR, Synapse Design Automation, Inc., 2200 Laurelwood Road, Santa Clara, CA 95054.
Experience :
5
Job Description :
- Define and micro architecture and RTL of SoC/IP Including ARM/Ethernet/PCI; design RTL, verification, logic synthesis, and timing analysis to deliver a design that meets target power, performance and area goals; - Provide RTL Integration including reading RTL files, reporting design issues, and fixing them; - Verify the logical equivalence of RTL, gate or transistor level netlists to each other; - Design Linting Checks including Clock Domain Crossing checks; - Use low power verification using CLP checks; - Provide Logic Synthesis of RTL to netlist including area and timing optimization; - Provide Static Timing Analysis on pre-layout netlist.

Physical Design Engineer

Post date :07/18/2017
Skill Set:
- Participate in design, verification, and validation of hardware and software systems using applications functions such as EDA (Electronic Design Automation) tools and various Unix/Windows compliers and development systems. - Develop hardware designs at the integrated circuit (IC) or board level, starting at architectural specifications and resulting in physical databases, verifying the resulting designs meet all the functional, timing, power and area specifications. - Design and develop physical design aspects for 28nm, 40nm products including floorplanning, netlist checks, placement, CTS, Post CTS optimization, Routing, Static Timing Analysis, SI Closure, DFM fixes, repeater planning, physical and formal verification, tools and flow debug, develop technology guidelines for block and top level; debug flow issues. - Develop software for these ICs and systems, using object-oriented methodologies and languages such as C/C++. - Develop and document design implementation methodology including the tool flow, processes, scripts, and signoff criteria; verify the methodology by running representative design through performing major physical implementation (place and route) steps and ensure the delivery of design to chip fabrication facility meets both technical specifications and all physical design rules. - Assist in running test cases on the combined software and hardware systems, making enhancements to improve the functionality.
Experience :
5 years
Job Description :
Job entails working with and requires Bachelor’s degree in Electronic Engineering, Electrical Engineering Computer Engineering, or equivalent with 5 years of experience including: IC Compiler, Design Compiler-Topographical, Synopsys-Formality, Cadence-LEC, Synopsys-VCS-MX, PrimeTime SI-PX, Static Timing Analysis. Relocation and travel to unanticipated locations within USA possible. Employer will accept any suitable combination of education, training or experience. This should be read to mean that the employer requires: Bachelor’s degree in Electronic Engineering, Electrical Engineering, Computer Engineering, or Equivalent with 5 years of experience in the job offered, Design Engineer, Verification Engineer, Electronics Engineer, or Equivalent. To apply please mention Job Code PD02 and mail resumes to: Attn. HR, Synapse Design Automation, Inc., 2200 Laurelwood Road, Santa Clara, CA 95054.